{"type":"rich","version":1,"provider_name":"\u30c9\u30af\u30bb\u30eb","provider_url":"https:\/\/www.docswell.com\/","title":"Veryl\u3067\u3064\u304f\u308b\uff01FPGA \u30d5\u30a1\u30df\u30b3\u30f3\uff01\u516c\u958b\u7248","url":"https:\/\/docswell.com\/slide\/ZQXP4R\/embed","author_name":"\u305f\u308b\u3044","author_url":"https:\/\/docswell.com\/user\/taru_logi","html":"<iframe src=\"https:\/\/docswell.com\/slide\/ZQXP4R\/embed\" allowfullscreen=\"true\" class=\"docswell-iframe\" width=\"620\" height=\"349\" style=\"border: 1px solid #ccc; display: block; margin: 0px auto; padding: 0px; aspect-ratio: 620\/349;\"><\/iframe>","width":620,"height":349}